c057db94f8
Siflower SF21A6826/SF21H8898 are a family of RISC-V SoCs with: * Quad-core T-Head C908 (1.125G for SF21A6826, 1.25G for SF21H8898) * DDR3/DDR4 memory controller * 1 QSGMII 4x1G * 1 SGMII/2500Base-X 2.5G * 1 additional RGMII on SF21H8898 * Network offloading engine for L2 switching and L3 NAT * 2 PCIE Gen2 lanes, operating in either one PCIE Gen2x2 or two PCIE Gen2x1 mode * 1 USB2.0 Link: https://github.com/openwrt/openwrt/pull/17115 Signed-off-by: Chuanhong Guo <gch981213@gmail.com>
39 lines
1.3 KiB
Diff
39 lines
1.3 KiB
Diff
From: Chuanhong Guo <gch981213@gmail.com>
|
|
Date: Tue, 20 Aug 2024 08:34:20 +0800
|
|
Subject: [PATCH 08/20] pinctrl: add driver for siflower sf19a2890
|
|
|
|
---
|
|
drivers/pinctrl/Kconfig | 10 ++++++++++
|
|
drivers/pinctrl/Makefile | 1 +
|
|
2 files changed, 11 insertions(+)
|
|
|
|
--- a/drivers/pinctrl/Kconfig
|
|
+++ b/drivers/pinctrl/Kconfig
|
|
@@ -417,6 +417,16 @@ config PINCTRL_ROCKCHIP
|
|
help
|
|
This support pinctrl and GPIO driver for Rockchip SoCs.
|
|
|
|
+config PINCTRL_SF19A2890
|
|
+ tristate "Siflower SF19A2890 pinctrl driver"
|
|
+ depends on OF && (MACH_SIFLOWER_MIPS || COMPILE_TEST)
|
|
+ select PINMUX
|
|
+ select PINCONF
|
|
+ select GENERIC_PINCONF
|
|
+ default MACH_SIFLOWER_MIPS
|
|
+ help
|
|
+ Say Y here to enable the Siflower SF19A2890 pinctrl driver.
|
|
+
|
|
config PINCTRL_SINGLE
|
|
tristate "One-register-per-pin type device tree based pinctrl driver"
|
|
depends on OF
|
|
--- a/drivers/pinctrl/Makefile
|
|
+++ b/drivers/pinctrl/Makefile
|
|
@@ -43,6 +43,7 @@ obj-$(CONFIG_PINCTRL_PIC32) += pinctrl-p
|
|
obj-$(CONFIG_PINCTRL_PISTACHIO) += pinctrl-pistachio.o
|
|
obj-$(CONFIG_PINCTRL_RK805) += pinctrl-rk805.o
|
|
obj-$(CONFIG_PINCTRL_ROCKCHIP) += pinctrl-rockchip.o
|
|
+obj-$(CONFIG_PINCTRL_SF19A2890) += pinctrl-sf19a2890.o
|
|
obj-$(CONFIG_PINCTRL_SINGLE) += pinctrl-single.o
|
|
obj-$(CONFIG_PINCTRL_ST) += pinctrl-st.o
|
|
obj-$(CONFIG_PINCTRL_STMFX) += pinctrl-stmfx.o
|