34d9172655
Introduce support for the Qualcomm IPQ50xx SoC. This series adds support for the following components: - minimal boot support: GCC/pinctrl/watchdog/CPUFreq/SDI (upstreamed) - USB2 (upstreamed) - Thermal/Tsens - PCIe gen2 1&2-lane PHY and controller - PWM and PWM LED - QPIC SPI NAND controller - CMN PLL Block (provider of fixed rate clocks to GCC/ethernet/more.) - Ethernet: IPQ5018 Internal GE PHY (1 gbps) - Remoteproc MPD driver for IPQ5018 (2.4G) & QCN6122 (5/6G) Wifi Co-developed-by: Ziyang Huang <hzyitc@outlook.com> Signed-off-by: Ziyang Huang <hzyitc@outlook.com> Signed-off-by: George Moussalem <george.moussalem@outlook.com> Link: https://github.com/openwrt/openwrt/pull/17182 Signed-off-by: Robert Marko <robimarko@gmail.com>
98 lines
2.4 KiB
Diff
98 lines
2.4 KiB
Diff
From: Md Sadre Alam <quic_mdalam@quicinc.com>
|
|
Date: Sun, 22 Sep 2024 17:03:44 +0530
|
|
Subject: [PATCH] spi: dt-bindings: Introduce qcom,spi-qpic-snand
|
|
|
|
Document the QPIC-SPI-NAND flash controller present in the IPQ SoCs.
|
|
It can work both in serial and parallel mode and supports typical
|
|
SPI-NAND page cache operations.
|
|
|
|
Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
|
|
Signed-off-by: Md Sadre Alam <quic_mdalam@quicinc.com>
|
|
---
|
|
--- /dev/null
|
|
+++ b/Documentation/devicetree/bindings/spi/qcom,spi-qpic-snand.yaml
|
|
@@ -0,0 +1,83 @@
|
|
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
+%YAML 1.2
|
|
+---
|
|
+$id: http://devicetree.org/schemas/spi/qcom,spi-qpic-snand.yaml#
|
|
+$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
+
|
|
+title: Qualcomm QPIC NAND controller
|
|
+
|
|
+maintainers:
|
|
+ - Md sadre Alam <quic_mdalam@quicinc.com>
|
|
+
|
|
+description:
|
|
+ The QCOM QPIC-SPI-NAND flash controller is an extended version of
|
|
+ the QCOM QPIC NAND flash controller. It can work both in serial
|
|
+ and parallel mode. It supports typical SPI-NAND page cache
|
|
+ operations in single, dual or quad IO mode with pipelined ECC
|
|
+ encoding/decoding using the QPIC ECC HW engine.
|
|
+
|
|
+allOf:
|
|
+ - $ref: /schemas/spi/spi-controller.yaml#
|
|
+
|
|
+properties:
|
|
+ compatible:
|
|
+ enum:
|
|
+ - qcom,spi-qpic-snand
|
|
+
|
|
+ reg:
|
|
+ maxItems: 1
|
|
+
|
|
+ clocks:
|
|
+ maxItems: 3
|
|
+
|
|
+ clock-names:
|
|
+ items:
|
|
+ - const: core
|
|
+ - const: aon
|
|
+ - const: iom
|
|
+
|
|
+ dmas:
|
|
+ items:
|
|
+ - description: tx DMA channel
|
|
+ - description: rx DMA channel
|
|
+ - description: cmd DMA channel
|
|
+
|
|
+ dma-names:
|
|
+ items:
|
|
+ - const: tx
|
|
+ - const: rx
|
|
+ - const: cmd
|
|
+
|
|
+required:
|
|
+ - compatible
|
|
+ - reg
|
|
+ - clocks
|
|
+ - clock-names
|
|
+
|
|
+unevaluatedProperties: false
|
|
+
|
|
+examples:
|
|
+ - |
|
|
+ #include <dt-bindings/clock/qcom,ipq9574-gcc.h>
|
|
+ spi@79b0000 {
|
|
+ compatible = "qcom,spi-qpic-snand";
|
|
+ reg = <0x1ac00000 0x800>;
|
|
+
|
|
+ clocks = <&gcc GCC_QPIC_CLK>,
|
|
+ <&gcc GCC_QPIC_AHB_CLK>,
|
|
+ <&gcc GCC_QPIC_IO_MACRO_CLK>;
|
|
+ clock-names = "core", "aon", "iom";
|
|
+
|
|
+ #address-cells = <1>;
|
|
+ #size-cells = <0>;
|
|
+
|
|
+ flash@0 {
|
|
+ compatible = "spi-nand";
|
|
+ reg = <0>;
|
|
+ #address-cells = <1>;
|
|
+ #size-cells = <1>;
|
|
+ nand-ecc-engine = <&qpic_nand>;
|
|
+ nand-ecc-strength = <4>;
|
|
+ nand-ecc-step-size = <512>;
|
|
+ };
|
|
+ };
|