af6cf5d8c0
Refresh device tree, remove the useless sdhc2 aliases. Signed-off-by: Chukun Pan <amadeus@jmu.edu.cn> Link: https://github.com/openwrt/openwrt/pull/14950 Signed-off-by: Robert Marko <robimarko@gmail.com>
27 lines
940 B
Diff
27 lines
940 B
Diff
From f2743ae3ff84579981ac513f512b9df945d109c0 Mon Sep 17 00:00:00 2001
|
|
From: Chukun Pan <amadeus@jmu.edu.cn>
|
|
Date: Thu, 20 Jun 2024 23:01:21 +0800
|
|
Subject: [PATCH] clk: qcom: gcc-ipq6018: update sdcc max clock frequency
|
|
|
|
The mmc controller of the IPQ6018 does not support HS400 mode.
|
|
So adjust the maximum clock frequency of sdcc to 200 MHz (HS200).
|
|
|
|
Signed-off-by: Chukun Pan <amadeus@jmu.edu.cn>
|
|
Link: https://lore.kernel.org/r/20240620150122.1406631-2-amadeus@jmu.edu.cn
|
|
Signed-off-by: Bjorn Andersson <andersson@kernel.org>
|
|
---
|
|
drivers/clk/qcom/gcc-ipq6018.c | 2 +-
|
|
1 file changed, 1 insertion(+), 1 deletion(-)
|
|
|
|
--- a/drivers/clk/qcom/gcc-ipq6018.c
|
|
+++ b/drivers/clk/qcom/gcc-ipq6018.c
|
|
@@ -1617,7 +1617,7 @@ static const struct freq_tbl ftbl_sdcc_a
|
|
F(96000000, P_GPLL2, 12, 0, 0),
|
|
F(177777778, P_GPLL0, 4.5, 0, 0),
|
|
F(192000000, P_GPLL2, 6, 0, 0),
|
|
- F(384000000, P_GPLL2, 3, 0, 0),
|
|
+ F(200000000, P_GPLL0, 4, 0, 0),
|
|
{ }
|
|
};
|
|
|